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We present a low-cost millimeter-wave frequency synthesizer with ultralow phase noise, implemented using system-on-package
(SoP) techniques for high-data-rate wireless personal area network (WPAN) systems operating in the unlicensed 60GHz ISM
band (57–64GHz). The phase noise specification of the proposed frequency synthesizer is derived for a worst case scenario of an
802.11.3c system, which uses a 64-QAM 512-carrier-OFDM modulation, and a data rate of 5.775Gbps. Our design approach
adopts commercial-of-the-shelf (COTS) components integrated in a low-cost alumina-based miniature hybrid microwave
integrated circuit (MHMIC) package. The proposed design approach reduces not only the system cost and time-to-market, but
also enhances the system performance in comparison with system-on-chip (SoC) designs. The synthesizer has measured phase
noise of −111.5 dBc/Hz at 1MHz oﬀset and integrated phase noise of 2.8◦ (simulated: 2.5◦) measured at 57.6 GHz with output
power of +1 dBm.
1. Introduction
The current demand for high-definition video streaming
as well as the need for high-data-rate transmission in the
range of multigigabit/s, attracts the use of the 60-GHz
unlicensed ISM band (57–64GHz). The main reason for
the interest in the 60GHz ISM band is attributed to the
availability of 7GHz of unlicensed bandwidth. Furthermore,
the high oxygen absorption, and line-of-sight use, of the
60GHz band makes this band well suited for frequency reuse
which increases the system capacity; in addition, it minimizes
harmful cochannel interferences, and increases the security
of communication.
Although the 60-GHz band has many advantages, the
design of low-cost high-performance frequency synthesizers
that meet the system requirements of low-phase noise
presents a design challenge, particularly, when CMOS
system-on-chip (SoC) is the technology to be used (see
Table 2 for comparison). Such a challenge is due to the
lossy silicon-substrate of CMOS technology. This is the main
reason for using GaAs-based COTS components in our
proposed design. The advantage of SoP integration is that,
it enables the realization of the passive components on the
same substrate of the packaging. In addition, active devices
can be selected from diﬀerent technologies to optimize the
system performance. As an example, CMOS components can
be used for high-density logic and analog circuits, SiGe and
GaAs for high-speed microwave circuits, and GaN for high
power.
This paper will derive synthesizer phase noise specifica-
tion and present design andmeasurements of the synthesizer.
System analysis is performed in Section 2, with calculation of
best-case SNR required. In Section 3 an analysis is performed
on the influence of the phase noise on SNR and synthesizer
requirements are derived. Section 4 discusses the proposed
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Figure 1: Diagram of the proposed downstream 60GHz radio link,
to be used for evaluation of 60GHz system performance.
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Figure 2: SNR degradation from phase noise for various modula-
tion schemes and coding rates (HSI modes of 802.15.3c).
frequency synthesizer. Finally the measured data is presented
in Section 5.
2. System Analysis
Before presenting the analysis and design of the synthesizer
we need to understand how the synthesizer performance
aﬀects the overall system performance. The following sec-
tions will describe how the SNR of the system is derived
from top level specifications and how the SNR is degraded
by phase noise of the synthesizer, leading to synthesizer phase
noise specification. The model presented here begins with an
ideal case and builds on the nonidealities of various system
components and the eﬀect each has on the degradation
of SNR. This work begins by presenting the system’s link
budget, followed by peak power requirement, and finally by
phase noise degradation of SNR.
Table 1: Summary of system specifications.
Specification type Specification value
Distance 10m
Bit Error Rate 10−6
Antenna gain 8 dBi (TX), 24 dBi (RX) [1]
Antenna parameters
Perfect copolarization. Line of sight.
Beam steering is assumed to achieve
desired gain.
Channel model
Rician fading channel based on [1, 2]
used in Path Loss.
Transmit power 27 dBi EIRP average, 27 dBm peak [3]
Receiver noise figure
(NF)
6 dB (2 dB worse than min. reported
for 60GHz applications [4])
Nominal bandwidth 1.815GHz (data + pilot tones)
PAPRa coding
Worst case is assumed: with no PAPR-
reducing coding
a
Peak-to-average power ratio.
R
N
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1.75 − 1.875 GHz
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Figure 3: Block diagram of the proposed 60 GHz synthesizer.
Highlighted blocks are individual IC’s.
2.1. System Overview. The proposed synthesizer is designed
to be used in an experimental setup (shown in Figure 1) to
test transmission in the 60-GHz range. For simplicity, the
setup would take several channels from 802.11n (5.5GHz)
signal and upconvert them to 60GHz.
2.2. Link Budget. Following the standard specifications for
802.15.3c [5] the required system specifications is derived.
The required path loss of the radio link is considered next.
First we define the system specifications in Table 1.
Using the path loss equation in [1] the path loss (PL) is
calculated to be 90.4 dB. From Table 1. the received signal
power is 19 dBm (27 dBm EIRP−8 dBi). The maximum
achievable SNR for the receiver is 36 dB.
2.3. Peak Power Requirement. An OFDM signal has a higher
peak-to-average power ratio (PAPR) than a single carrier
(SC) signal. The worst case PAPR as a function of number
subcarriers [6] is:
PAPRdB = 10 · log10(N). (1)
For 802.15.3c HSI mode N is 352, and PAPR is 25.5 dB.
This means that average power would have to be 25.5 dB
below the 27 dBm peak power specified by FCC [3].
Therefore, the average transmit power would be 1.5 dBm
(27 dBm−25.5 dB) due to peak power constraint. Maximum
SNR for peak power requirement would degrade to 18.5 dB.
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Figure 4: 2nd order loop filter used in PLL.
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Figure 5: ωn normalized to intersection frequency (a) and damping
constant ξ (b) of PLL loop filter for smallest integrated phase noise.
r is the capacitance ratio of the 2nd order PLL loop filter.
Table 2: Loop filter parameters.
Given values Calculated values
Parameter Value Units Parameter Value Units
VCO Freq 14.4 GHz ωn 0.7 · ωx rad/s
KVCO 2π·200 Mrad/V ζ 0.88
KLOOP 5208 fx 65 KHz
r 10 fn 45.5 KHz
ϕREF-noise −83 dBc/Hz f3dB 105 KHz
C1 65 nF
C2 6.5 nF
R 100 Ω
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Figure 6: Total phase noise and open loop component phase noise
(all normalized to 57.6GHz) of VCO, reference with PLL chip and
signal-source-analyzer noise floor. The intersection of VCO and
reference/PLL phase noise curves is at 65 KHz.
3. Phase Noise Effect on SNR
According to [7] the SNR degradation due to phase noise in
an OFDM signal can be calculated as follows:
SNRwithPN = e
−4σ2φ
1− e−4σ2φ + 1/SNRwithout PN
, (2)
where σϕ corresponds to the integrated phase noise in radians
(also referred to as RMS jitter).
Since ECC can significantly change the required SNR, we
need to look at the eﬀect of SNR degradation due to phase
noise at SNR levels required with ECC. low-density-parity-
check (LDPC) coding, used in 802.15.3c, can get very close
[8] to the Shannon limit. The SNR at Shannon limit is [9]:
SNRmin = 10 · log10
(
2r·M − 1
)
, (3)
where r is code rate,M is constellation size (M ×MQAM).
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Table 3: Comparison of measured results.
Reference,
publication date,
SoC or SoP
Phase noise at 1
MHz oﬀset, dBc/Hz
Integrated phase
noise (RMS jitter)a
[10] May 2008, SoC −91.6 5◦
[11] Nov. 2010, SoC −86.5 8◦
[12] Feb. 2008, SoC −86.8 58◦
[13] Feb. 2008, SoP −95.6 5◦
This work, SoP −111.5 2.8◦
a
Integrated from 1KHz to 30MHz. Based on piece-wise linear interpolation
from phase noise plots, normalized to 57.6GHz.
Figure 7: Populated MHMIC synthesizer board 1.7 cm × 2.3 cm.
LDPC coding can achieve SNR values as close as 1 dB
from the Shannon limit [8]. Allowing us to see how phase
noise would influence ECC-coded signal using (2) and (3).
This is shown for variousmodulation schemes and code rates
(Figure 2).
The SNR at Shannon limit for code rate 5/8 64-QAM
signal is 15 dB (SNRmin from (3)). By adding LDPC encoding
we expect it to increase to16 dB. The SNRmargin would then
be 18.5 dB−16 dB = 2.5 dB. From Figure 2 this means that the
system can tolerate 4◦ of RMS jitter while still conforming to
specifications in Table 1.
4. Synthesizer Design
4.1. PLL Design. For simplicity a standard PLL topology [14]
is used as shown in Figure 3.
For better phase noise a maximum channel spacing of
3.2 GHz is chosen, based on 100MHz PFD frequency.
The proposed synthesizer uses COTS components for
reference crystal oscillator, dividers, phase-frequency detec-
tor (PFD), loop filter, 14-15GHz VCO, ×4 multiplier, and
output amplifier.
4.2. PLL Loop Filter Design. Loop filter is chosen to be a
commonly used 2nd order integrator-lead RC filter [14].
Higher order filters have been simulated producing no
noticeable improvement on overall phase noise. The loop
filter topology in is employed as shown in Figure 4.
The loop bandwidth and loop damping constant are
optimized based on the VCO slope, C1/C2 capacitance ratio
(r) for which a rule of thumb value of 10 is used, and the
fact that the reference + PLL phase noise is nearly thermal
around the loop 3 dB frequency. Using MATLAB, a sweep
of loop natural frequency (ωn) and damping constant (ξ)
is performed for various VCO slopes and r’s. The ωn and ξ
values producing smallest integrated phase noise are shown
in Figure 5.
Based on the plots of Figure 5, and using the fact that
VCO has a slope of 28 dB/dec and with capacitance ratio of
10, the optimal ωn/ωx and ξ are 0.7 and 0.88, respectively,
whereωx is intersection of open loop phase noise of VCO and
the reference, which is at 2π · 65KHz (Figure 6). From this,
loop component values that produce minimal integrated
phase noise are calculated using [14]. The result is shown in
Table 2.
4.3. PLL Component Selection. The PLL components are
selected based on simulation of their phase noise contribu-
tions to meet the specifications:
(i) crystek CVHD-950-100 VCXO;
(ii) the PLL chip: ADF4106 from Analog Devices;
(iii) hittite HMC398QS16G VCO and HMC-XDH158
×4.
The plot in Figure 6 shows component phase noise based
on open loop measurements illustrating loop bandwidth
selection.
4.4. Implementation. The reference, DC supplies, and digital
control signals are provided from an PCB board, which is
connected to the MHMIC SoP with bond wires. The 60GHz
output signal is bond-wired from the amplifier to a coaxial
V-connector. The synthesizer with populated components is
shown on Figure 7.
5. Measurements
The synthesizer phase noise is measured at 57.6GHz with a
Rohde & Schwarz FSUP signal source analyzer. The plot in
Figure 8 shows measured phase noise versus simulated.
Table 3 compares measured phase noise with published
measurements (all normalized to 57.6GHz).
The power consumption of VCO and ×4 multiplier
is 2.1W, which makes the applications of the proposed
synthesizer suitable to large size installations such as set-top
boxes, kiosks, and point-to-point radios.
6. Conclusions
A cost-eﬀective high-performance SoP synthesizer is
designed and manufactured based on the derived phase
noise requirements from system analysis. Worst case
802.15.3c MCS-index-7 signal is used for derivation of SNR.
The worst case SNR is derived to be 18.5 dB for 10m link
with BER of 10−6. The Integrated phase noise specification
is derived to be 4◦. The synthesizer has been designed
and manufactured in MHMIC process which exceeds this
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Settings 
Signal frequency: 57. 597666 GHz Int PHN (1 k .. 30 M ) −29. 2 dBc
Signal level: −19. 07 dBm Residual PM 2. 815◦
PLL mode Harmonic 1 Residual FM 
Internal ref tuned Internal phase det RMS jitter 0.1358 ps
Phase noise [dBc/Hz] 
RF atten 0 dB 1 kHz
Top −60 dBc/Hz −70.96 dBc/Hz
Marker 2 [T1]
10 kHz
−79.69 dBc/Hz
Marker 3 [T1]
100 kHz
−82.97 dBc/Hz
Marker 4 [T1]
1 MHz
−111.56 dBc/Hz
Residual noise [T 1 w/o spurs]
87. 906 kHz
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Figure 8: Phase noise measurement and simulation of the synthesizer at 57.6GHz, locked to 100MHz reference. Measured integrated phase
noise is 2.8◦ (integrated in 1KHz–30MHz oﬀset), simulated: 2.5◦. Output power is +1 dBm.
specification, achieving phase noise of −111.5 dBc/Hz
(1MHz oﬀset) and the integrated phase noise of 2.8◦
at 57.6 GHz, degrading SNR by only 1.8 dB. To authors’
knowledge this is the best phase noise reported, at the time
of writing, at frequency close to 60GHz.
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